

Compal Confidential

DULU 330C (DLID4 / DLID5)

DIS M/B Schematic Document

Intel KabyLake U/KabyLake R Processor with DDR4

MX110 (23x23mm)


2018-03-09

LA-G201P

REV : 1 . 0

www.laptoprepairsecrets.com

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G201P
				Date: Friday, March 09, 2018	Rev 1.0
				Sheet 1 of 55	



Voltage Rails

State	power plane	B+	+5VALW	+1.2V	+5VS +3VS +1.35VS +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.6VS +1.0VALW
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

BOM Structure Table

Item	BOM Structure
DIS Only Components	DIS@
UMA Only Components	UMA@
I4" Only Components	I4@
I5" Only Components	I5@
HDMI Logo	45@
GIGA LAN Reserved Items	8111GLDO@
Memory Down - SDP Package	SDP@
Memory Down - DDP Package	DDP@
GPU GC6 Components	GC6@
Un-Mount GPU GC6 Components	NOGC6@
GPU	N16S_R1@ N16S_R3@ N16V_R1@ N16V_R3@
EMI Category	EMI@
ESD Category	ESD@
RF Category	RF@
EMI Un-Mount Items	@EMI@
ESD Un-Mount Items	@ESD@
RF Un-Mount Items	@RF@
Connectors	ME@
Test Point	TP@
Intel Debug Components	@DCI@
Un-Mount Components	@
CPU Components - U22 Only	U22@
CPU Components - U42 Only	U42@
EMI U22 Components	U22_EMI@
EMI U42 Components	U42_EMI@
CPU	i3_7020U_R1@ i5_8250U_R1@ i5_8250U_R3@ i7_8550U_R1@ i7_8550U_R3@ i3_8130U_R1@

Item	BOM Structure
X4E	X4E_U22_I4@ X4E_U22_I5@ X4E_U42_I4@ X4E_U42_I5@
On Board RAM (Hynix 4GB)	H4G_MD@
On Board RAM (Micron 4GB)	M4G_MD@
On Board RAM (Samsung 4GB)	S4G_MD@
On Board RAM X76 Resistors	X76RAM@
Realtek Card Reader	RTK_CR@
Genesys Card Reader	GNS_CR@
VRAM (Hynix 2GB)	H2G_VRAM@ H2G@ H2G_R1@ H2G_R3@
VRAM (Hynix 4GB)	H4G_VRAM@ H4G@ H4G_R1@ H4G_R3@
VRAM (Micron 2GB)	M2G_VRAM@ M2G@ M2G_R1@ M2G_R3@
VRAM (Micron 4GB)	M4G_VRAM@ M4G@ M4G_R1@ M4G_R3@
VRAM (Micron 2GB)	S2G_VRAM@ S2G@ S2G_R1@ S2G_R3@
VRAM (Samsung 2GB)	S4G_VRAM@ S4G@ S4G_R1@ S4G_R3@
VRAM (Samsung 4GB)	S4G_VRAM@ S4G@ S4G_R1@ S4G_R3@

USB 2.0 Port Table

Port	External USB Port
1	
2	USB2/3 Port (MB-1)
3	USB2/3 Port (MB-2)
4	
5	Camera
6	Card Reader
7	NGFF WLAN+BT

USB 3.0 Port Table

Port	
1	
2	USB2/3 Port (MB-1)
3	USB2/3 Port (MB-2)
4	
5	
6	

PCIe Port Table

Lane	Port	
1		
2	1	GPU
3		
4		
5		
6		LAN
7		NGFF WLAN+BT
8		
9		
10		
11		
12		

SATA Port Table

Port	
0	HDD
1	ODD

EC SM Bus1 address EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011x 16h	NCT7718W	1001 100x 98h

PCH SM Bus address GPU SM Bus address

Device	Address	Device	Address
DDR_JDIMM1 Touch Pad	1010 000x A0h	Internal thermal sensor	1001 111x 9Eh

SMBUS Control Table

	SOURCE	VGA	BATT	CHARGER	NECP388	SODIMM	Thermal Sensor	DGPU			TP	PCH	G-SENSOR
SMB_EC_CK1 SMB_EC_DA1	NECP388 +3VALW	X	V +3VALW	V +19V_VIN	X	X	X	X	X	X	X	X	X
SMB_EC_CK2 SMB_EC_DA2	NECP388 +3VS	V +3VGS	X	X	V +3VS	X	V +3VS	X	X	X	X	V +3VS	X
SMB_EC_CK4 SMB_EC_DA4	NECP388 +3VALW	X	X	X	X	X	X	X	X	X	X	V +3VS	X
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW	X	X	X	X	V +3VS	X	X	X	V +3VS	X	X	X
SML0CLK SML0DATA	PCH +3VALW	X	X	X	X	X	X	X	X	V +3VS	X	X	X
SML1CLK SML1DATA	PCH +3VALW	X	X	X	V +3VS	X	X	V +3VS	X	X	X	X	X

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

GPU

U1#	N16S_R1@	U1#	N16V_R1@
N16S-GTR-S-A2 BGA 595P SA00009P70	N16V-GMR1-S-A2 BGA 595P SA00009P80		
U1#	N16S_R3@	U1#	N16V_R3@
N16S-GTR-S-A2 BGA 595P SA00009P30	N16V-GMR1-S-A2 BGA 595P SA00009P30		

CPU

KBL U22 (= U22@)

U1#	i3_7020U_R1@
QNZU H0 2.3G SA0000BLH10	
U1#	i3_7020U_U22@
SR3TK H0 2.3G SA0000BLH50	

ON BOARD RAM * 4

ZZZ S4G_MD@	ZZZ M4G_MD@	ZZZ H4G_MD@
X76 SAMSUNG 4GB MD X767753BL13	X76 MICRON 4GB MD X767753BL14	X76 HYNIX 4GB MD X767753BL15

HDMI Logo

ZZZ 45@
HDMI Logo RC00000003HM

CARD READER

*Main Source - Realtek
*Substitute - Genesys

PCB

ZZZ 14_DA2@
PCB DA229000201
ZZZ 15_DA2@
PCB DA229A00201

X4E

U42
ZZZ X4E_U42@
X4E U42 X4EAS23BL01


U22
ZZZ X4E_U22@
X4E U22 X4EAS23BL02

GD5R5 VRAM * 2

2GB

ZZZ H2G_VRAM@	ZZZ M2G_VRAM@	ZZZ S2G_VRAM@
X76 HYNIX 2GB X767753BL06	X76 MICRON 2GB X767753BL05	X76 SAMSUNG 2GB X767753BL04

The image shows the front cover of a DVD case. The background is red. At the top, the title "Advanced Level To Repair Laptop Motherboard" is written in large, bold, yellow and white letters. Below the title are three small photographs: the top left shows a laptop motherboard with various components; the top right shows a hand using a multimeter on a circuit board; the bottom center shows a hand using a multimeter on a circuit board. To the right of the bottom photo is a "DVD" logo. At the bottom, the text "+152 Videos FHD" is written in yellow, followed by the website "laptoprepairsecrets.com" in white. A small logo for "Dr-Bios" is at the bottom center. The spine of the DVD case is visible on the left, with the text "Advanced Level" written vertically in yellow.




G3→S0



S0→S3/DS3

S0/DS3→S0


S0→S5



Interleaved Memory






Recommended By Intel Max






www.laptoprepairsecrets.com


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	SKL-U(2/12)DDR3L	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-GZ01P	1.0
Date:				Friday, March 09, 2018	Sheet	7 of 55







SML0ALERT# (Internal Pull Down):
eSPI or LPC
0 = LPC is selected for EC ==> Default
1 = eSPI is selected for EC






Follow 543016_SKL_U_Y_PDG_0_9










Security Classification	Compal Secret Data			Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	SKL-U(3/12)SPI,SMB,LPC,ESPI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				Date:	Friday, March 09, 2018
				Sheet	8 of 55





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	SKL-U(4/12)HDA,EMMC,SDIO,CSI2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA-G201P Rev 1.0
				Date:	Friday, March 09, 2018 Sheet 9 of 55



Follow 546765_2014WW48_Skylake_MOW_Rev_1.0
Stuff 2.7k ohm (RC35) PU for SkyLake-U
Stuff 60.4 ohm (RC110) PD for CannonLake-U



Only For Power Sequence Debug



Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Document Number	LA-G201P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0	Friday, March 09, 2018

GSPI0_MOSI (Internal Pull Down):

No Reboot

0 = Disable No Reboot mode. ==> Default





1 = Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is used when running ITP/XDP.

GSPI1_MOSI (Internal Pull Down):


Boot BIOS Strap Bit

0 = SPI Mode ==> Default

1 = LPC Mode




Touch PAD



Capacity	Description	X76	PART NUMBER (R3)
4GB	WITHOUT ON-BOARD RAM	N/A	N/A
	SAMSUNG 2666MHz (K4A8G165WC-BCTD)	X7677538L13	SA0000B6F10
	HYNIX 2666MHz (H5AN8G6NCJR-VKC)	X7677538L15	SA0000BMN10
	MICRON 2666MHz (MT40A512M16LY-075:E)	X7677538L14	SA0000ARD30
	N/A	N/A	N/A
	N/A	N/A	N/A

Capacity	Description	GPP_B19 OBRAM_ID0	GPP_B20 OBRAM_ID1	GPP_B21 OBRAM_ID2
4GB	WITHOUT ON-BOARD RAM	0	0	0
	SAMSUNG 2666MHz (K4A8G165WC-BCTD)	0	0	1
	HYNIX 2666MHz (H5AN8G6NCJR-VKC)	0	1	0
	MICRON 2666MHz (MT40A512M16LY-075:E)	0	1	1
	N/A	1	0	0
	N/A	1	0	1




Function	HDD_ODD_DETECT (GPP_D11)
Mount ODD	0
Mount 2nd HDD	1

Function	MODEL_SETTING (GPP_D12)
15"	0
14"	1

Function	DGPU_PRSN# (GPP_C15)
DIS	0
UMA Only	1


Function	DGPU_SEL (GPP_A20)
N16V-GMR1 (MX110)	0
N16S-GTR (MX130)	1








When PCIE8/SATA1A is used as SATA Port 1 (ODD), then PCIE11/SATA1B (M.2 SSD) cannot be used as SATA Port 1.

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2018/03/09		Deciphered Date		2019/03/09		Title			
								SKL-U(7/12)PCIE,USB,SATA			
								Rev 1.0			
								LA-G201P			
								Date: Friday, March 09, 2018			
								Sheet 12 of 55			


+1.0VALW TO +1.0V_VCCST








SVID ALERT






SVID DATA




Ball #	Ball Names R-U42	Ball Names U22
C7	XTAL24_OUT	NC
E3	XTAL24_IN	NC
E35	NC	XTAL24_OUT
E37	NC	XTAL24_IN
AK42	VCCGTx	VCCGT
AK43		
AK45		
AK46		
AK48		
AK50		
AL43		
AL46		
AL50		
AM48		
AM50	VCCCORE	VCCGT
AM52		
J43		
J45		
J46		
J48		
J50		
J52		
K48		
K50		
A48	VCCGTx	VCCGT
AS3		
AK52	RSVD	VCCGTx
K52	RSVD	VCCGT

Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date: Friday, March 09, 2018				Sheet	15 of 55




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.0
				LA-G201P	
				Date:	Friday, March 09, 2018
				Sheet	16 of 55



Follow 544669_SKL_U_DDR3L_RVP7_schematic_rev1.0

Stuff 100k(RC99) for CannonLake-U


Un-stuff 100k(RC99) for SkyLake-U



Display Port Presence Strap


CFG4

- 1 : Disabled;
No Physical Display Port attached to Embedded Display Port
- 0 : Enabled;
An external Display Port device is connected to the Embedded Display Port




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	SKL-U(12/12)CFG,RSVD
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-G201P
				Date:	Friday, March 09, 2018
				Sheet	17 of 55
				Rev	1.0


Interleaved Memory



CLOCK TERMINATION





Co-lay for SDP / DDP Memory DIE









On Board RAM - Data Mapping

U4	DQ	U2	DQ	U3	DQ	U1	DQ
DQL0	D13	DQL0	D29	DQL0	D43	DQL0	D60
DQL1	D12	DQL1	D25	DQL1	D40	DQL1	D61
DQL2	D11	DQL2	D27	DQL2	D42	DQL2	D62
DQL3	D8	DQL3	D24	DQL3	D41	DQL3	D57
DQL4	D10	DQL4	D30	DQL4	D47	DQL4	D58
DQL5	D9	DQL5	D28	DQL5	D45	DQL5	D56
DQL6	D14	DQL6	D31	DQL6	D46	DQL6	D59
DQL7	D15	DQL7	D26	DQL7	D44	DQL7	D63
DQU0	D6	DQU0	D22	DQU0	D38	DQU0	D50
DQU1	D1	DQU1	D17	DQU1	D37	DQU1	D52
DQU2	D7	DQU2	D23	DQU2	D35	DQU2	D51
DQU3	D5	DQU3	D20	DQU3	D32	DQU3	D48
DQU4	D3	DQU4	D19	DQU4	D33	DQU4	D54
DQU5	D4	DQU5	D16	DQU5	D36	DQU5	D53
DQU6	D2	DQU6	D18	DQU6	D39	DQU6	D55
DQU7	D0	DQU7	D21	DQU7	D34	DQU7	D49

Security Classification	Compel Secret Data			
Issued Date	2018/03/09	Deciphered Date	2019/03/09	
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPERTY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND PROPRIETARY INFORMATION. IT IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. WITHIN THIS SHEET THE INFORMATION IT CONTAINS MAY BE USED BY OR AUTHORIZED BY ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				<p>DDRA ON BOARD CHIPS</p> <p>Title Document Number Rev</p> <p> LA-6201P 1.0</p> <p>Date Friday, March 09, 2018 Sheet 18 of 55</p>







Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket




Security Classification	Compel Secret Data		Compel Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2018/03/09	File
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL, UNCLASSIFIED INFORMATION. THIS INFORMATION MAY NOT BE TRANSMITTED OR DISCLOSED TO ANY OTHER PARTY OR ENTITY OUTSIDE OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			DDR4 DIMM	
			Size	Document Number
			Order	LA-6201P
			Date:	Friday, March 09, 2018
			Sheet	19 of 55

<7.1b> DDR_A_MAP0.1b




PCIE CLK


PCIE X4 Bus



Reset Control




CLK_REQ



- UV1A COMMON
- 1/14 PCI_EXPRESS
- AB6 PEX_WAKE#
- AC7 PEX_RST#
- AC6 PEX_CLKREQ#
- AE8 PEX_REFCLK
- AD8 PEX_REFCLK#
- AC9 PEX_TX0
- AB9 PEX_TX0#
- AG6 PEX_RX0
- AG7 PEX_RX0#
- AB10 PEX_TX1
- AC10 PEX_TX1#
- AE7 PEX_RX1
- AE7 PEX_RX1#
- AD11 PEX_TX2
- AC11 PEX_TX2#
- AE9 PEX_RX2
- AF9 PEX_RX2#
- AC12 PEX_TX3
- AB12 PEX_TX3#
- AG9 PEX_RX3
- AG10 PEX_RX3#
- AB13 PEX_TX4
- AC13 PEX_TX4#
- AF10 PEX_RX4
- AE10 PEX_RX4#
- AD14 PEX_TX5
- AC14 PEX_TX5#
- AE12 PEX_RX5
- AF12 PEX_RX5#
- AC15 PEX_TX6
- AB15 PEX_TX6#
- AG12 PEX_RX6
- AG13 PEX_RX6#
- AB16 PEX_TX7
- AC16 PEX_TX7#
- AF13 PEX_RX7
- AE13 PEX_RX7#
- AC17 PEX_TX8
- AC17 PEX_TX8#
- AE15 PEX_RX8
- AF15 PEX_RX8#
- AG15 PEX_RX9
- AG16 PEX_RX9#
- AB19 PEX_TX10
- AC19 PEX_TX10#
- AE16 PEX_RX10
- AF16 PEX_RX10#
- AD20 PEX_TX11
- AC20 PEX_TX11#
- AE18 PEX_RX11
- AF18 PEX_RX11#
- AC21 PEX_TX12
- AB21 PEX_TX12#
- AG18 PEX_RX12
- AG19 PEX_RX12#
- AD23 PEX_TX13
- AE23 PEX_TX13#
- AF19 PEX_RX13
- AE19 PEX_RX13#
- AF24 PEX_TX14
- AE24 PEX_TX14#
- AG21 PEX_RX14
- AG22 PEX_RX14#
- AG24 PEX_TX15
- AG25 PEX_TX15#
- AG21 PEX_RX15
- AG22 PEX_RX15#
- N16S-GT-S-A2_BGA595

NC FOR GM108

NC FOR GF117/GK208/GM108



PEX_I0VDD/O Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64/	1.0 μ F	X65	0402	1 Under GPU
GB2-64/	4/7 μ F	X65	0603	1 Near GPU
	10 μ F	X5R	0805	1 Midway between GPU and Power Supply
	22 μ F	X5R	0805	1 Midway between GPU and Power Supply





Table 3-18. PEX_SVDD_3V3 and PEX_PLL_HVDD Decoupling

Capacitor Type		Footprint	Population	Location
0.1 μ F	X7R	0402	1	Near GPU
4.7 μ F	X5R	0603	2	Near GPU



To POWER
trace width: 16mils
differential voltage sensing.
differential signal routing.









Table 3-17. PEX_PLLVDD Decoupling

Capacitor Type	Footprint	Population	Location	
0.1 μ F	X7R	0402	1	Under GPU
1.0 μ F	X5R	0603	1	Near GPU
4.7 μ F	X5R	0805	1	Near GPU



GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location
GB2-64, GB2B-64, GB4B-128	PLLVD	0.1 μF X7R	0402	1	Under GPU
		22 μF X5R	0805	1	Near GPU
Bead Type					
		30 Ω (ESR=0.05 Ω)	0402	1	Near GPU







Table 3-33. SP_PLLVDD Power Rail Filtering¹

GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
GB2-64, GB2B-64, GB4B-128, GB3B-256	SP_PLLVDD (+VID_PLLVDD) ¹	0.1 μF X7R	0402	1 per ball	Under GPU
		10 μF X5R	0603	1	Near GPU
		47 μF X5R	0805	1	Near GPU
Bead Type					
		300 Ω (ESR=0.2 Ω)	0603	1	Near GPU


Note:
1. SP_PLLVDD and VID_PLLVDD power rails can be combined for customers who either do not use VGA display or uses VGA display with maximum resolution lower than 8024 x 768 with a 240 Hz refresh rate.






CIZ00 22uF x1 change to 10uF x2


GPU Package Type	Capacitor Type	Footprint	Population	Location	
GB2B-64/	0.1 μ F	X7R	0402	2	Under GPU
GB2-64	1 μ F	X7R	0603	2	Under GPU
GDDR5	4.7 μ F	X6S	0603	2	Under GPU
	10 μ F	X5R	0805	1	Near GPU
	22 μ F	X5R	0805	1	Near GPU



N16S-GT-S-A2_BGA595





Note: Use only 1% resistors for driver calibration




N16S-GT-S-A2_BGA595

GPU_Decoupling CAPs @ Power Page





N16S-GT-S-A2_BGA595





** XPWR pins are configurable.
These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64	3V3_MAIN	0.1 μ F	X6S	0402	2
GB2B-64		1 μ F	X5R	0603	1
GB4B-128		4.7 μ F	X5R	0603	1
GB3B-256					
GB2-64	3V3_AON	0.1 μ F	X6S	0402	1
GB2B-64		1 μ F	X5R	0603	1
GB4B-128		4.7 μ F	X5R	0603	1
GB3B-256					

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



Security Classification	Compal Secret Data			Title				
Issued Date	2018/03/09	Deciphered Date	2018/03/09	NV(45)-GP10/Strap				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS INFORMATION IS NOT TO BE DISCLOSED OR THE CONTENTS COPIED OR REPRODUCED IN ANY MANNER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev		
				LA-G201P				1.0
				Date:	Friday, March 09, 2018	Sheet	24	of



From DG-07158-001_v05_secured(NVDIA Spec)

7.1.8 CKE* Signal

Two copies of the clock enable signal (CKE*) are provided for each memory partition of the GPU (Figure 7-4). These are connected to two DRAM components in the standard mode as point-to-point connections. The two signals are shared in the clamshell mode that will have four DRAM components (Figure 7-5). The CKE* signal requires a 10 kΩ pull-up resistor. This pull-up placement is not critical. The ODT is not provided for these signals.




Figure 7-4. Clock Enable (CKE*) Signal Connection, x32 Mode

7.1.7.3 RST* Signal

Each channel (32-bit interface) of the GPU provides a single reset signal (Figure 7-3). This is connected to one DRAM component in the standard mode and two DRAM components in the clamshell mode. This signal requires one 10 kΩ pull-down resistor in standard mode or in clamshell mode. The placement of this pull-down resistor should be at the end of the daisy-chain of this trace. The ODT is not provided for this signal.




Figure 7-3. Reset Signal Connection

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2-64/	FBx_PLL_AVDD	0.1 μF	X7R	0402	2 Under GPU
GB2B-64	FBx_DLL_AVDD	22 μF	X5R	0805	1 Near GPU
Combined					
		Bead Type			
		30 Ω (ESR<0.010 Ω)	0603	1	Near GPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
				NV(S/5)-MEMORY FBA	
				Size	Document Number
				LA-G201P	
				Rev	1.0
Date: Friday, March 09, 2018		Sheet		25	of 55

[illegible]

+3VS to +3VS_DGPU_AON

The schematic diagram illustrates the power conversion circuit for the +3VS to +3VS_DGPU_AON. The circuit includes the following components and connections:

- Input Filter:** A series combination of a resistor **RV258** (47K 0402 5% DIS) and a diode **DQV20** (ME2307CG-G, SOT23-3) connected to the +3VSW and +3VS inputs.
- Power MOSFET:** The main power MOSFET is **QV30B** (L2N7002DW1T1G 2N SC88-6), which is driven by a gate driver **QV19** (2N7002K, SOT23-3).
- Gate Driver:** The gate driver **QV19** is connected to the gate of **QV30B** and is powered by a +3VS supply.
- Output Filter:** The output of the MOSFET is filtered by an inductor **LQV17** (10uH 30V 0.39mH) and a capacitor **CQV19** (SE600001C00) to produce the +3VS_DGPU_AON output.
- Control Signal:** The **DGPU_PWR_EN** signal is connected to the gate of **QV30B** and the gate of **QV19**.





Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms



- 3.3V includes all rails powered at 3.3V; PEX_VDD includes all rails that are shared on 1.05V/1.0V
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2 ms.

[illegible]

Products	VRAM Type	GPU Core	GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		—	1.5V ⁴	1.35V ⁴	1.5V ⁴	1.35V ⁴	1.05V ⁴	3.3V ⁴
		(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GMR	GDDR5	19.0	—	2.0	—	4.2	0.80	0.06
	DDR3/L	21.0	1.4	1.4	2.4	2.3	0.80	0.06
N16S-GTR	GDDR5	26.5	—	2.0	—	4.2	0.80	0.06
	DDR3/L	26.0	1.4	1.4	2.4	2.3	0.80	0.06

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

- ALL RAIL PGOOD=1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal to 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.

Security Classification	Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETITION OR FAD DEVELOPMENT PROJECTS OR AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			DGPU DC/DC Interface LA-G201P Date: <u>Friday, March 09, 2018</u> Issued: <u>28</u> of <u>55</u>	
			Sheet	Rev 1.0

VRAM Memory Partition A

Table 7-4. GDDR5 Mode H Mapping











G82-64, G82B-64, G84B-128	Channel 0 0..31	G82-64, G82B-64, G84B-128	Channel 1 32..63
CMD0	C5*	CMD16	C5*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	AB1*	CMD24	AB1*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	R5T*	CMD29	R5T*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*
G82-64, G82B-64, G84B-128 Channel 0 & 1			
CMD32	Not used		
CMD33 ¹	Not used		
CMD34	DEBUG0 ²		
CMD35	DEBUG1 ²		

Notes:

1. Not available in G82-64 and G82B-64 packages.
2. GPU debug pins not connected to iNvM (see section 7.1.13).


Notes:

1. Not available in G82-64 and G82B-64 packages.
2. GPU debug pins not connected to DRAM. See section 7.1.13.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. THIS INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IF THIS INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. IF THIS INFORMATION IS NOT TO BE TRANSMITTED OR DISCLOSED TO ANY OTHER PERSON OR ENTITY WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.			N16P GDDR5 A	
			Size	
			Date: 15-Jan-2018 10:28 ISheet 27 of 55	

LCD POWER SWITCH




CAMERA POWER CIRCUIT




DISPLAY OFF








HOT PLUG DETECT



eDP CONNECTOR




HDMI




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	H
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size Document Number D A-G201P
Date: Friday, March 09, 2018					Rev 1.0
Sheet 29 of 55					

ALC3240



+5VS to +5VDDA_CODEC




Each Platform Power Net Support List :

	+1.5VS	+1.8VS	+3VS	+5VS	+3VALW
Intel Broadwell	1.5V (S0)	1.8V (S0)	3.3V (S0)	5V (S0)	3.3V (S0~S5)
Intel Skylake	V	V	V	V	V


Each Platform HDA Link Voltage Support (Pin 8) :

	3.3V	1.5V
Intel Broadwell	V (default)	V
Intel Skylake	V (default)	V


+3VS to +IOVDD_CODEC




+3VS to +3VDD_CODEC




PC BEEP



EMI




CARD READER






Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	Card Reader	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				LA-G201P		
				Date:	Friday, March 09, 2018	Sheet

NGFF - WLAN / BT (E- KEY)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				N
				Size
				Document Number
				LA-G201P
				Rev
				1.0
				Date: Friday, March 09, 2018
				Sheet 33 of 55

HDD FFC Connector to Sub Board




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	H	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Document Number	Rev
				Custom	1.0
				Date: Friday, March 09, 2018	Sheet 34 of 55


ODD Connector (14" Only)




ODD FFC Connector to Sub Board (15" Only)



ODD MISC.





Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	ODD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-G201P
				Date:	Friday, March 09, 2018
				Sheet	35 of 55
				Rev	1.0






Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Size	Document Num
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	1.0
Date:	Friday, March 09, 2018	Sheet	36 of 55	LA-G201P	

K



USB 3.0 (PORT 2)






Place TX AC coupling Cap (C172,173). Close to connector




USB 3.0 (PORT 3)



Place TX AC coupling Cap (C2150,2151). Close to connector




USB 3.0 MISC.




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	U	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	LA-G201P
				Friday, March 09, 2018	Rev 1.0
				Sheet	37 of 55


KEYBOARD



HALL SENSOR




TOUCH PAD




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	K
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	B
				LA-G201P	
Date:		Friday, March 09, 2018		Sheet	38 of 55


THERMISTOR




FAN



LED




NOVO BUTTON




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / Thermal / LED / NOVO		
				Size	Document Number	Rev
				Custom	LA-G201P	1.0
Date: Friday, March 09, 2018				Sheet	39	of 55

DC to DC




RF By-Pass / Cross Moat Caps




DISCHARGE CIRCUIT




For +1.8VALW Discharge




MISC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/03/09		DC to DC / Discharge / MISC	
Deciphered Date		2019/03/09		LA-G201P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date:		Friday, March 09, 2018	
Sheet		40		of	
Rev		1.0			




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	PWR- DCIN / Vin Detector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 1.0
				Custom	KBL	
				Date:	Friday, March 09, 2018	Sheet 41 of 55



PH201 under CPU botten side :
CPU thermal protection at 93 +/-3 degree C
Recovery at 56 +/-3 degree C




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	KBL
				Date:	Friday, March 09, 2018
				Sheet	42 of 55
				Rev	1.0




Module model information

SY8286B_V3_single.mdd
SY8286B_V3_dual.mdd



Module model information

SY8286C_V3_single.mdd
SY8286C_V3_dual.mdd




Security Classification		Compal Secret Data		Title	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	+3VALW/+5VALW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number Rev 1.0
				Date: Friday, March 09, 2018	Sheet 44 of 55

```
RT8207P_single_V3.mdd    For Single layer
RT8207P_dual_V3.mdd      For Dual layer
```

Pin19 need pull separate from +1.35VP.
If you have +1.35V and +0.675V sequence question,
you can change from +1.35VP to +1.35VS.

0.675Volt	+/-	5%
TDC	0.7A	
Peak Current	1A	



Mode	Level	+0.675VSP	VTTREF_1.35V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off


Choke: 7x7x3
Rdc=6.7mohm (Typ) , 7.4mohm (Max)

Switching Frequency: 540kHz
Ipeak=8A
Iocp~9.6A
OVP: 113%~120%
VFB=0.75V, Vout=1.3545V

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title RT8207P		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENTS. EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 1.0
				Date: Friday, March 09, 2018	Sheet 45 of 55	


Module model information

APL5930_V2.mdd




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	APL5930
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Size Document Number
					Custom KBL
					Rev 1.0
					Date: Friday, March 09, 2018
					Sheet 46 of 55

SY8286_V2_single.mdd
SY8286_V2_dual.mdd










Security Classification		Compal Secret Data		Compal Electronics, Inc. SY8286	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENTS TO BE USED AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED, COPIED, EITHER WHOLLY OR IN PART, OR BY ANY MEANS, WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size C	Rev 1.0
				Document Number	
				Date: Friday, March 09, 2018	Sheet 47 of 55



```
H/S AON6280:
R DS(ON)    (at V GS =10V) < 6.8m
R DS(ON)    (at V GS =4.5V) < 10.5m

L/S AON6214:
R DS(ON)    (at V GS =10V) < 2.8m?
R DS(ON)    (at V GS =4.5V) < 3.5m?
```





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	PROCESSOR DECOUPLING
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Friday, March 09, 2018
				Sheet	90 of 98

PWM-VID Spec and component Values

PWM-VID Spec	Config A	Config B	Config C
Vmin	0.6V	0.6V	0.65V
Vmax	1.2V	1.2V	1.15V
Vboot	0.875V	0.9V	0.9V
Voltage step	6.25mV	6.25mV	25mV
N of Voltage level	96	96	20
Rrefadj	PR8	20K	39K
Rref1	PR7	39K	30K
Rboot	PR10	2K	3K
Rref2=PR20+PR21	PR20	30K	18K
	PR21	1.5K	0
C	PC9	1.5nf	2.7nf

Current Limit threshold setting
 $R_{ocset} = (I_{valley} * R_{ds(on)} + 40 \text{ mV}) / 10\mu\text{A}$

$$I_{ripple} = (19-0.9) * 0.9 / (304.89\text{KHz} * 0.36\mu\text{s} * 19) = 7.811\text{A}$$

$$I_{ocp} = 42\text{A per phase}$$

$$I_{valley} = 42\text{A} * 7.811\text{A} / 2 = 38.0945\text{A}$$

Choke: 0.22uH (Size:10*10*4)
 $R_{dc} = 0.82 \pm 5\%$
 Heat Rating Current=40A
 Saturation Current=90A
 $C = 3 * 330\mu\text{F} (9\text{mohm}) = 990\mu\text{F}$
 $V_{ripple} = I_{ripple} * ESR(\text{min}) = 7.811\text{A} * 3\text{mohm} = 23.4\text{mV}$

Operation phase Number	PSI Voltage setting
1 phase with DEM	0V to 0.8V
1 phase with CCM	1.2V to 1.8V
Active phase with CCM	2.4V to 5.5V

Different VGA Chip (different EDP-Peak Current) need select different solution

VGA Chip	N14P-GV	N14M-LP	N14P-LP
	Config B	Config B	Config B
Rated TDP Power at Tj=102C	18W	13W	18.9W
Boosted GPU Total at Tj=102C	25W	20W	23W
EDP-Continuous at Tj=102C	24A	22A	25A
EDP-Peak at Tj=102C	35A	35A	35A
Istep max (Evaluation)	15A	20A	14A
OCP Setting Current	42A	42A	42A
Rocset	PR12	10.2K	10.2K
Recommendation	1phase 2H2L	1phase 2H2L	1phase 2H2L
Polymer Cap (330uF)	6mohm * 2	6mohm * 2	6mohm * 2
Or OSCON (390uF)	10mohm * 3	10mohm * 3	10mohm * 3


Whether needs 3 OSCON capacitors depend on DC ripple test results!

+VGA_CORE MX110
 EDP-Continuous 18.8A
 EDP-Peak 31A
 OCP min 40A

+VGA_CORE MX130
 EDP-Continuous 27.2A
 EDP-Peak 53A
 OCP min 65A


Under GPU Core GB2B-64 package

Module model information
 RT8812A-1P_V2A.mdd for IC portion
 RT8812A-1P_V2B.mdd for SW portion



Module model information

SY8286_V2_single.mdd
SY8286_V2_dual.mdd



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	SY8286
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Friday, March 09, 2018
				Sheet	52 of 55
				Rev	1.0

Version change list (P.I.R. List)

Page 1 of 1
for PWR

Item	Reason for change	PG#	Modify List	Date	Phase
1	Down size for material shortage	P49	Change PRA6,PRA9,PRG6 from 1K +-1% 0603 to 1K +-1% 0402	2018.03.05	SVT
2	Down size for material shortage	P49	Change PRZ102,PRZ85 from 1.2K +-1% 0603 to 1.2K +-1% 0402	2018.03.05	SVT
3	Down size for material shortage(U42 SKU)	P49	Change PRZ103,PRZ87 from 1.2K +-1% 0603 to 1.2K +-1% 0402	2018.03.05	SVT
4	Down size for material shortage	P49	Change PRG9 from 2.05K +-1% 0603 to 2.05K +-1% 0402	2018.03.05	SVT
5	Down size for material shortage	P43	Change PR404 from 499K +-1% 0402 to 150K +-1% 0402 Change PC429 from 1U 16V K X5R 0402 to 1U 6.3V M X5R 0201	2018.03.05	SVT
6	Down size for material shortage	P50 P51	Change PC10,PC1313,PC30,PC31,PC32,PC33,PC614,PC801,PC806,PCZ117,PCZ151, PCZ166,PCZ167,PCZ170,PCZ179 from 1U 6.3V K X5R 0402 to 1U 6.3V M X5R 0201	2018.03.05	SVT
7	Down size for material shortage	P49	Change PCA1,PCG1,PCZ40,PCZ41 from 2.2U 16V K X5R 0402 to 2.2U 6.3V M X5R 0402	2018.03.05	SVT
8	Change size for common design	P44	Change PC401,PC418,PC603,PC1305 from 0.1U 10V K X5R 0201 to 0.1U 25V K X5R 0402	2018.03.05	SVT
9	Down size for material shortage	P48	Change PCZ23 from 4.7U 10V K X5R 0603 to S CER CAP 4.7U 10V M X5R 0402	2018.03.05	SVT
10	Down size for material shortage	P51	Change PC20,PC28,PC36,PC37,PC38,PC39,PC40 from 4.7U 6.3V K X5R 0603 to 4.7U 6.3V M X5R 0402	2018.03.05	SVT
11	Down size for material shortage	P45	Change PC505 from CAP .1U 25V K X7R 0603 to 0.1U 25V K X7R 0402	2018.03.05	SVT
16					
17					

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2018/03/09		Title	
		Deciphered Date		2019/03/09	
				PIR (PWR)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size Custom		Document Number Z BDW	
		Date: Friday, March 09, 2018		Rev 1.0	
		Sheet 53 of 55			

Version change list
(P.I.R. List)Page 1 of 2 for
HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	ME Request	41	Add Screw Hole H15.	2017/12/13	EVT -> PVT
2	ME Request	41	Remove Screw Hole H16.	2017/12/15	EVT -> PVT
3	0 Ohm Reduction	31	Replace RA2 with R-Short.	2017/12/18	EVT -> PVT
4	0 Ohm Reduction	34	Replace R242 with R-Short.	2017/12/18	EVT -> PVT
5	0 Ohm Reduction	29	Replace R203, R211, R212 with R-Short.	2017/12/18	EVT -> PVT
6	Phase Out Un-Necessary X4E Level	3	Remove X4EABQ38L51 and X4EABQ38L52.	2017/12/19	EVT -> PVT
7	Update 14" PCB DA Part Number.	3	DA6001Y6000 -> DA6001Y6100	2017/12/19	EVT -> PVT
8	Cost Down Plan	36	C2147, C2149 -> 14" Only (BOM Structure Modify)	2017/12/20	EVT -> PVT
9	0 Ohm Reduction	36	Replace R420 with R-Short.	2017/12/20	EVT -> PVT
10	Cost Down Plan	20	Un-Pop CU206, CU204, CD41, CU198, CD210, CU213, CU212, CD46	2017/12/21	EVT -> PVT
11	Cost Down Plan	19	Un-Pop C2140, CB19, CD10, CB32, CB33, CD23	2017/12/21	EVT -> PVT
12	Cost Down Plan	18	Un-Pop CD127	2017/12/21	EVT -> PVT
13	Cost Down Plan	13	Replace CC45 with 10uF	2017/12/21	EVT -> PVT
14	0 Ohm Reduction	35	Replace R233 with R-Short.	2017/12/21	EVT -> PVT
15	0 Ohm Reduction	39	Replace R275, R276, R277, R279 with R-Short.	2017/12/21	EVT -> PVT
16	0 Ohm Reduction	10	Replace RC103 with R-Short.	2017/12/21	EVT -> PVT
17	0 Ohm Reduction	19	Replace RD108, RD140 with R-Short.	2017/12/21	EVT -> PVT
18	0 Ohm Reduction	39	Replace R283 with R-Short.	2017/12/21	EVT -> PVT
19	0 Ohm Reduction	37	Replace R425, R428, R102 with R-Short.	2017/12/21	EVT -> PVT
20	0 Ohm Reduction	32	Replace RL18 with R-Short.	2017/12/21	EVT -> PVT
21	0 Ohm Reduction	40	Replace R371 with R-Short.	2017/12/21	EVT -> PVT
22	Cost Down Plan	28	Un-Pop CV703, CV707, CV708, CV718 (DIS@)	2017/12/21	EVT -> PVT
23	Cost Down Plan	27	Un-Pop CV603, CV607, CV614, CV616, CV617 (DIS@)	2017/12/21	EVT -> PVT
24	Cost Down Plan	22	Un-Pop CV35 (DIS@)	2017/12/21	EVT -> PVT
25	Cost Down Plan	28	Replace CV701 with 10uF	2017/12/21	EVT -> PVT
26	Cost Down Plan	27	Replace CV602 with 10uF	2017/12/21	EVT -> PVT
27	Cost Down Plan	41	Un-Pop Q401, R401, R402	2017/12/21	EVT -> PVT
28	Cost Down Plan	13	Un-Pop CC40	2017/12/21	EVT -> PVT
29	Cost Down Plan	18	Replace RD200, RD201, RD202, RD203, RD205 with R-Short. (SDP@/DDP@)	2017/12/21	EVT -> PVT
30	Cost Down Plan	20	RD211 -> DDP Only (BOM Structure Modify)	2017/12/21	EVT -> PVT
31	VRAM EOL	27, 28	Remove VRAM UV8, UV9 (Replace with x32 DIE *2)	2017/12/22	EVT -> PVT

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PIR (HW)	
8529 Document Number				Rev	
Custom				1.0	
Date: Friday, March 09, 2018				Sheet 54 of 55	

Version change list
(P.I.R. List)Page 2 of 2 for
HW

Item	Reason for change	PG#	Modify List	Date	Phase
1	ME Request	38	Replace Touch Pad Connector Symbol (JTP1) - SP01001A800	2017/12/22	EVT -> PVT
2	VRAM EOL	24	Replace ROM_SI (RV65) BOM Structure with 256M*32	2017/12/25	EVT -> PVT
3	VRAM EOL	3	Replace 2GB VRAM X76 BOM Structure with @ (X7677538L01, L02, L03)	2017/12/25	EVT -> PVT
4	Layout Footprint Update	34, 35	Swap JHDD1, JODD2 Pin Define	2017/12/25	EVT -> PVT
5	VRAM EOL	27	Replace UV7 Data Lanes / EDC / DBI / RV130.2 - Pull High +1.35VS_VRAM	2017/12/26	EVT -> PVT
6	Fine Tune YL1 Crystal Capacitor Value	31	CL13 / CL14 : 10pF -> 27pF	2017/12/26	EVT -> PVT
7	Card Reader IC Controlled by X76	3, 32	Realtek -> X7677538LA1 , Genesys -> X7677538LA2.	2017/12/26	EVT -> PVT
8	EMI Cost Down Plan	30	Replace CA41, CA42 with R-Short (Location Changed to RA65, RA66)	2017/12/28	EVT -> PVT
9	Prevent +3VS_WLAN Drop	33	Reserve C245, C246	2017/12/29	EVT -> PVT
10	ME Request	34, 35	Replace JODD2, JHDD1 Symbol with SP010025K00	2017/12/31	EVT -> PVT
11	VRAM BOM Structure Update	3	Replace X7677538L04, L05, L06 BOM Structure with 2GB	2018/01/08	EVT -> PVT
12	Card Reader IC BOM Structure Update	32	Controlled by Main/Substitute, No X76 Anymore	2018/01/08	EVT -> PVT
13	VRAM BOM Structure Update	3	Delete X7677538L01, L02, L03 (EVT VRAM*4 - 2GB)	2018/01/08	EVT -> PVT
14	On Board RAM P/N Update	11	Replace On Board RAM P/N with R3	2018/01/08	EVT -> PVT
15	Cap P/N Update	40	Replace C383 470pF with 1nF (SE074102K80)	2018/01/08	EVT -> PVT
16	Cap P/N Update	40	Replace C386 220pF with 2.2nF (SE075222K80)	2018/01/08	EVT -> PVT
17	Dual Load Switch P/N Update	13, 40	Replace UC5, U381 SA00006U300 with SA00007PM00	2018/01/08	EVT -> PVT
18	Update CPU R3 Part Number	3	Add SA0000BKN30 (i3-8130U R3) and SA0000BLH50 (i3-7020U R3).	2018/02/22	PVT -> Pre-MP
19	Resistor Fine Tune - LED3 and LED4	39	Replace R376 and R378 with 200 Ohm. (SD034200080)	2018/02/22	PVT -> Pre-MP
20	Dual Load Switch P/N Update. (Source Priority Changes)	13, 40	Replace UC5, U381 - SA00007PM00 with SA0000BEL00.	2018/02/22	PVT -> Pre-MP
21	Keyboard Resistor Value Update	38	Replace R271 with 0 Ohm (@)	2018/02/22	PVT -> Pre-MP
22	Keyboard Resistor Value Update	38	Replace R278 with R-Short.	2018/02/22	PVT -> Pre-MP
23	Keyboard Resistor Value Update	38	Replace R272, R274, "R277 (15@)" with 470 Ohm.	2018/02/22	PVT -> Pre-MP
24	Co-Lay Remove	17	Remove LC99	2018/02/27	PVT -> Pre-MP
25	Replace BOM Structure	3	Replace SA0000BLH50 BOM Structure with i3_7020U_U22@.	2018/03/09	PVT -> Pre-MP
26	Add CPU	3	Add SA0000BLD60 (SR3LD) - i3_7020U_U42@	2018/03/09	PVT -> Pre-MP
27	Replace DA Part Number with DAZ P/N	3	Replace with DAZ29900201 (14_DAZ@) & DAZ29A00201 (15_DAZ@).	2018/03/09	PVT -> Pre-MP
28	ESD Request	36	Add C122 (0.1uF)	2018/03/09	PVT -> Pre-MP
29					
30					
31					

www.laptoprepairsecrets.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2018/03/09	Deciphered Date	2019/03/09	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 1.0
Customer				LA-G201P
Date: Friday, March 09, 2018				Sheet 55 of 55